Integration of mixed-criticality subsystems on multi-core and manycore processors