HiPEAC Conference - 2nd Workshop on Integration of Mixed-criticality Subsystems on Multi-core and Manycore Processors