On the application of Static Probabilistic Timing Analysis to Memory Hierarchies